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In this project, the objective is to determine a set of computational trans-
formations which can convert an initial algorithmic specification to a final mask
specification suitable for implementation of NMOS circuits. Techniques for manip-
ulating architectures stated in hardware design languages along space/time trade-
offs have been developed, and we are currently creating a language for expressing
algorithmic constraints so that the performance of an algorithm can be separated
from its competence. This form of algorithmic specification makes performance
choices clear, and permits the exploration of architectural alternatives.
A variety of artwork analysis and synthesis programs have been written. These
include a layout language, a PLA generator, a design rule checker, a logic simula-
tor, and a router, as well as theoretical results for the optimal placement and
routing of interconnect among rectangular modules. Using a high-performance LISP
machine with a color monitor, a system for interactive editing of cells has been
constructed, which automatically retains constraints due to design rules. These
facilities have been used to design a number of interesting chips, including a
basic LISP interpreter and an encryption coder.
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